


CPS-JK13



PART OF CPS JK13

COMPONENT LIST
INTEGRATED CIRCUIT

1

CAPACITOR	
DESIGN	CDDE
[2] C1, C2	② 600A,1
C1	② 600A,1D
C4	② KS-19774 L1,220pF
C5	② 600A,1
C6	② KS-19774 L1,0.01
[4] C7-C10	601A,5
[16] C11-C26	KS-19774 L5,0.1

DIODE
DESIG
CRT (2) 446M

RESISTOR

DESIG	CODE
R1	⑦ KS-20616 L1A,1KΩ
R2	392
R3	432
R4	1KΩ
R5	KS-20616 L1A,1KΩ

TRANSISTOR

DESIG CDDE
91 (2) 20L

CIRCUIT DESCRIPTION

THIS CIRCUIT PAGE IS PART OF THE BUFFER UNIT. THE 10-BIT SHIFT REGISTERS, BUFO AND BUFI PROVIDE SERIAL DATA STORAGE. EACH SHIFT REGISTER HAS ASSOCIATED WITH IT A 10-BIT COUNTER, THE COUNTERS INCREMENT EACH TIME THAT THE ASSOCIATED BUFFER IS CLOCKED. THE TWO BUFFERS CAN BE INDEPENDENTLY CLOCKED DUE TO THE MULTIPLEXING OF CLOCK AND DATA LINES.

WHEN LEAD 1ACTO IS LDW, BUF1 IS CONSIDERED TO BE ON-LINE AND BUF0 IS CONSIDERED TO BE OFF-LINE. ON-LINE CLOCK PULSES AT INPUT CLKDLR ARE Routed THROUGH MUXA AND SHIFT THIS DATA ON LEAD SD10 INTO BUF1'S DATA PORT D2. THE SELECT LEAD SEL SR BUF1 IS HIGH AND THE DATA AT BUF1'S DATA INPUT PORT D1 IS IGNORED. THE INPUT DATA AT BUF1 IS Routed THROUGH MUXB AND F/F SR01 AND APPEARS ON LINE F/F01.

BUF1 IS CLOCKED ON THE TRAILING EDGE IF THE PULSE ON LEAD BUFLCKD AND F/F SOBT1 IS CLOCKED ON THE LEADING EDGE. THE 1024-BIT CARRY OF COUNTER 1 IS ROUTED THROUGH MTKB AND APPEAR ON BACRO. THE 16-BIT CARRY OF COUNTER 1 APPEARS ON LEAD BA16CRO. BA16CRO AND BACRO ARE GATED WITH THE DIN-LINE CLOCK PULSE AND THEREFORE ARE AS WIDE AS THE GRADING LEVEL PULSE ON LEAD BNLCKD.

AS LONG AS LEAD 1ACTO IS AT GROUND LEVEL, BUFO IS CONSIDERED TO BE **FFF-F**. **FFF-LINE** CLOCK PULSES ON LEAD **BF1** CLK1 ARE ROUTED THROUGH MTXA AND SHIFT THE DATA ON LEAD L0DO INTO BUFO'S INPUT PORT D2. THE SELECT LEAD SET ON BUFO IS HIGH AND THE DATA AT BUFO'S DATA INPUT PORT D1 IS IGNORED. THE INPUT DATA BUFFER IS ROUTED THROUGH MTXB AND APPEARS ON LEAD S0DTR0. THE 1024-BIT CARRY OF COUNTERS 0,1,2,3,4,5,6,7,8,9

WHEN LEAD 1A0CT IS HIGH, BUFO IS **ON-LINE** AND BUFI IS **OFF-LINE**. IN THIS STATE **ON-LINE** CLOCK PULSES SHIFT THE DATA ON LEAD 1INTO BUFO AND **OFF-LINE** CLOCK PULSES SHIFT THE DATA ON LEAD 1D0WNTO BUFI.

A HIGH LEVEL ON LEADS CLCD1 AND CLC11 CLEARS COUNTERS CNTD AND CNT11 RESPECTIVELY. THE CLEAR FUNCTION OVERRIDES THE COUNTERS CLOCK INPUTS. AS LONG AS CLEAR IS ACTIVE, ANY CLOCK PINS SET TO THE COUNTER ARE IGNORED.

NREG AND TRANSISTOR D₁ PROVIDE A -12V REGULATED SUPPLY VOLTAGE FOR THE MOS SHIFT REGISTERS BUF0 AND BUF1 ON SERIES 1 CIRCUIT PACKS.